

# MC33078, MC33079

## Low Noise Dual/Quad Operational Amplifiers

The MC33078/9 series is a family of high quality monolithic amplifiers employing Bipolar technology with innovative high performance concepts for quality audio and data signal processing applications. This family incorporates the use of high frequency PNP input transistors to produce amplifiers exhibiting low input voltage noise with high gain bandwidth product and slew rate. The all NPN output stage exhibits no deadband crossover distortion, large output voltage swing, excellent phase and gain margins, low open loop high frequency output impedance and symmetrical source and sink AC frequency performance.

The MC33078/9 family offers both dual and quad amplifier versions, tested over the automotive temperature range and available in the plastic DIP and SOIC packages (P and D suffixes).

- Dual Supply Operation:  $\pm 5.0$  V to  $\pm 18$  V
- Low Voltage Noise:  $4.5$  nV/ $\sqrt{\text{Hz}}$
- Low Input Offset Voltage:  $0.15$  mV
- Low T.C. of Input Offset Voltage:  $2.0$   $\mu\text{V}/^{\circ}\text{C}$
- Low Total Harmonic Distortion:  $0.002\%$
- High Gain Bandwidth Product:  $16$  MHz
- High Slew Rate:  $7.0$  V/ $\mu\text{s}$
- High Open Loop AC Gain:  $800$  @  $20$  kHz
- Excellent Frequency Stability
- Large Output Voltage Swing:  $+14.1$  V /  $-14.6$  V
- ESD Diodes Provided on the Inputs





Figure 1. Representative Schematic Diagram  
(Each Amplifier)



ON Semiconductor™

<http://onsemi.com>




### ORDERING INFORMATION

Device	Package	Shipping
MC33078D	SO-8	98 Units/Rail
MC33078DR2	SO-8	2500 Tape & Reel
MC33078P	PDIP-8	50 Units/Rail
MC33079D	SO-14	55 Units/Rail
MC33079DR2	SO-14	2500 Tape & Reel
MC33079P	PDIP-14	25 Units/Rail

# MC33078, MC33079

## PIN CONNECTIONS



## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage (V <sub>CC</sub> to V <sub>EE</sub> )	V <sub>S</sub>	+36	V
Input Differential Voltage Range	V <sub>IDR</sub>	Note 1	V
Input Voltage Range	V <sub>IR</sub>	Note 1	V
Output Short Circuit Duration (Note 2)	t <sub>SC</sub>	Indefinite	sec
Maximum Junction Temperature	T <sub>J</sub>	+150	°C
Storage Temperature	T <sub>stg</sub>	-60 to +150	°C
Maximum Power Dissipation	P <sub>D</sub>	Note 2	mW

1. Either or both input voltages must not exceed the magnitude of V<sub>CC</sub> or V<sub>EE</sub>.

2. Power dissipation must be considered to ensure maximum junction temperature (T<sub>J</sub>) is not exceeded (see Figure 2).

# MC33078, MC33079

**DC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = +15$  V,  $V_{EE} = -15$  V,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.)


Characteristics	Symbol	Min	Typ	Max	Unit
Input Offset Voltage ( $R_S = 10 \Omega$ , $V_{CM} = 0$ V, $V_O = 0$ V) (MC33078) $T_A = +25^\circ\text{C}$ $T_A = -40^\circ$ to $+85^\circ\text{C}$ (MC33079) $T_A = +25^\circ\text{C}$ $T_A = -40^\circ$ to $+85^\circ\text{C}$	$ V_{IO} $	— — — —	0.15 — 0.15 —	2.0 3.0 2.5 3.5	mV
Average Temperature Coefficient of Input Offset Voltage $R_S = 10 \Omega$ , $V_{CM} = 0$ V, $V_O = 0$ V, $T_A = T_{low}$ to $T_{high}$	$\Delta V_{IO}/\Delta T$	—	2.0	—	$\mu\text{V}/^\circ\text{C}$
Input Bias Current ( $V_{CM} = 0$ V, $V_O = 0$ V) $T_A = +25^\circ\text{C}$ $T_A = -40^\circ$ to $+85^\circ\text{C}$	$I_{IB}$	— —	300 —	750 800	nA
Input Offset Current ( $V_{CM} = 0$ V, $V_O = 0$ V) $T_A = +25^\circ\text{C}$ $T_A = -40^\circ$ to $+85^\circ\text{C}$	$I_{IO}$	— —	25 —	150 175	nA
Common Mode Input Voltage Range ( $\Delta V_{ICR} = 5.0$ mV, $V_O = 0$ V)	$V_{ICR}$	$\pm 13$	$\pm 14$	—	V
Large Signal Voltage Gain ( $V_O = \pm 10$ V, $R_L = 2.0 \text{ k}\Omega$ ) $T_A = +25^\circ\text{C}$ $T_A = -40^\circ$ to $+85^\circ\text{C}$	$AVOL$	90 85	110 —	— —	dB
Output Voltage Swing ( $V_{ID} = \pm 1.0$ V) $R_L = 600 \Omega$ $R_L = 600 \Omega$ $R_L = 2.0 \text{ k}\Omega$ $R_L = 2.0 \text{ k}\Omega$ $R_L = 10 \text{ k}\Omega$ $R_L = 10 \text{ k}\Omega$	$V_{O+}$ $V_{O-}$ $V_{O+}$ $V_{O-}$ $V_{O+}$ $V_{O-}$	— — +13.2 — +13.5 —	+10.7 -11.9 +13.8 -13.7 +14.1 -14.6	— — — -13.2 — -14	V
Common Mode Rejection ( $V_{in} = \pm 13$ V)	CMR	80	100	—	dB
Power Supply Rejection (Note 3) $V_{CC}/V_{EE} = +15$ V/ -15 V to +5.0 V/ -5.0 V	PSR	80	105	—	dB
Output Short Circuit Current ( $V_{ID} = 1.0$ V, Output to Ground) Source Sink	$I_{SC}$	+15 -20	+29 -37	— —	mA
Power Supply Current ( $V_O = 0$ V, All Amplifiers) (MC33078) $T_A = +25^\circ\text{C}$ $T_A = -40^\circ$ to $+85^\circ\text{C}$ (MC33079) $T_A = +25^\circ\text{C}$ $T_A = -40^\circ$ to $+85^\circ\text{C}$	$I_D$	— — — —	4.1 — 8.4 —	5.0 5.5 10 11	mA

3. Measured with  $V_{CC}$  and  $V_{EE}$  differentially varied simultaneously.


# MC33078, MC33079

**AC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = +15$  V,  $V_{EE} = -15$  V,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.)


Characteristics	Symbol	Min	Typ	Max	Unit
Slew Rate ( $V_{in} = -10$ V to $+10$ V, $R_L = 2.0$ k $\Omega$ , $C_L = 100$ pF $A_V = +1.0$ )	SR	5.0	7.0	—	V/ $\mu$ s
Gain Bandwidth Product ( $f = 100$ kHz)	GBW	10	16	—	MHz
Unity Gain Bandwidth (Open Loop)	BW	—	9.0	—	MHz
Gain Margin ( $R_L = 2.0$ k $\Omega$ ) $C_L = 0$ pF $C_L = 100$ pF	$A_m$	— —	-11 -6.0	—	dB
Phase Margin ( $R_L = 2.0$ k $\Omega$ ) $C_L = 0$ pF $C_L = 100$ pF	$\phi_m$	— —	55 40	—	Deg
Channel Separation ( $f = 20$ Hz to $20$ kHz)	CS	—	-120	—	dB
Power Bandwidth ( $V_O = 27$ V <sub>pp</sub> , $R_L = 2.0$ k $\Omega$ , THD $\leq 1.0\%$ )	BW <sub>p</sub>	—	120	—	kHz
Total Harmonic Distortion ( $R_L = 2.0$ k $\Omega$ , $f = 20$ Hz to $20$ kHz, $V_O = 3.0$ V <sub>rms</sub> , $A_V = +1.0$ )	THD	—	0.002	—	%
Open Loop Output Impedance ( $V_O = 0$ V, $f = 9.0$ MHz)	Z <sub>OL</sub>	—	37	—	$\Omega$
Differential Input Resistance ( $V_{CM} = 0$ V)	R <sub>in</sub>	—	175	—	k $\Omega$
Differential Input Capacitance ( $V_{CM} = 0$ V)	C <sub>in</sub>	—	12	—	pF
Equivalent Input Noise Voltage ( $R_S = 100$ $\Omega$ , $f = 1.0$ kHz)	e <sub>n</sub>	—	4.5	—	nV/ $\sqrt{\text{Hz}}$
Equivalent Input Noise Current ( $f = 1.0$ kHz)	i <sub>n</sub>	—	0.5	—	pA/ $\sqrt{\text{Hz}}$




**Figure 2. Maximum Power Dissipation versus Temperature**



**Figure 3. Input Bias Current versus Supply Voltage**









**Figure 4. Input Bias Current versus Temperature**









**Figure 5. Input Offset Voltage versus Temperature**

## MC33078, MC33079



## MC33078, MC33079



## MC33078, MC33079




Figure 18. Open Loop Voltage Gain versus Temperature




Figure 19. Output Impedance versus Frequency




Figure 20. Channel Separation versus Frequency




Figure 21. Total Harmonic Distortion versus Frequency




Figure 22. Total Harmonic Distortion versus Output Voltage






Figure 23. Slew Rate versus Supply Voltage


## MC33078, MC33079




**Figure 24. Slew Rate versus Temperature**




**Figure 25. Voltage Gain and Phase versus Frequency**




**Figure 26. Open Loop Gain Margin and Phase Margin versus Load Capacitance**



**Figure 27. Overshoot versus Output Load Capacitance**




**Figure 28. Input Referred Noise Voltage and Current versus Frequency**




**Figure 29. Total Input Referred Noise Voltage versus Source Resistance**


## MC33078, MC33079




**Figure 30. Phase Margin and Gain Margin versus Differential Source Resistance**




**Figure 31. Inverting Amplifier Slew Rate**



**Figure 32. Non-inverting Amplifier Slew Rate**




**Figure 33. Non-inverting Amplifier Overshoot**



**Figure 34. Low Frequency Noise Voltage versus Time**

## MC33078, MC33079




Note: All capacitors are non-polarized.

**Figure 35. Voltage Noise Test Circuit  
(0.1 Hz to 10 Hz<sub>p-p</sub>)**

# MC33078, MC33079


## PACKAGE DIMENSIONS

**PDIP-8**  
**P SUFFIX**  
CASE 626-05  
ISSUE L




- NOTES:
1. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
  2. PACKAGE CONTOUR OPTIONAL (ROUND OR SQUARE CORNERS).
  3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.40	10.16	0.370	0.400
B	6.10	6.60	0.240	0.260
C	3.94	4.45	0.155	0.175
D	0.38	0.51	0.015	0.020
F	1.02	1.78	0.040	0.070
G	2.54 BSC		0.100 BSC	
H	0.76	1.27	0.030	0.050
J	0.20	0.30	0.008	0.012
K	2.92	3.43	0.115	0.135
L	7.62 BSC		0.300 BSC	
M	---	$10^\circ$	---	$10^\circ$
N	0.76	1.01	0.030	0.040



**SO-8**  
**D SUFFIX**  
CASE 751-07  
ISSUE W




- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.80	5.00	0.189	0.197
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
H	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
M	0 °	$8^\circ$	0 °	$8^\circ$
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

# MC33078, MC33079

## PACKAGE DIMENSIONS

**PDIP-14**  
**P SUFFIX**  
CASE 646-06  
ISSUE M




**NOTES:**

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
5. ROUNDED CORNERS OPTIONAL.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.715	0.770	18.16	18.80
B	0.240	0.260	6.10	6.60
C	0.145	0.185	3.69	4.69
D	0.015	0.021	0.38	0.53
F	0.040	0.070	1.02	1.78
G	0.100 BSC		2.54 BSC	
H	0.052	0.095	1.32	2.41
J	0.008	0.015	0.20	0.38
K	0.115	0.135	2.92	3.43
L	0.290	0.310	7.37	7.87
M	---	$10^\circ$	---	$10^\circ$
N	0.015	0.039	0.38	1.01

**SO-14**  
**D SUFFIX**  
CASE 751A-03  
ISSUE F



**NOTES:**

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.55	8.75	0.337	0.344
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0	$7^\circ$	0	$7^\circ$
P	5.80	6.20	0.228	0.244
R	0.25	0.50	0.010	0.019

## **Notes**

## **Notes**

## **Notes**

**ON Semiconductor** and  are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

## PUBLICATION ORDERING INFORMATION

### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
**Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
**Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
**Email:** ONlit@hibbertco.com

**N. American Technical Support:** 800-282-9855 Toll Free USA/Canada

**JAPAN:** ON Semiconductor, Japan Customer Focus Center  
4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031  
**Phone:** 81-3-5740-2700  
**Email:** r14525@onsemi.com

**ON Semiconductor Website:** <http://onsemi.com>

For additional information, please contact your local  
Sales Representative.