## MC33178, MC33179

## Low Power, Low Noise Operational Amplifiers

The MC33178/9 series is a family of high quality monolithic amplifiers employing Bipolar technology with innovative high performance concepts for quality audio and data signal processing applications. This device family incorporates the use of high frequency PNP input transistors to produce amplifiers exhibiting low input offset voltage, noise and distortion. In addition, the amplifier provides high output current drive capability while consuming only $420 \mu \mathrm{~A}$ of drain current per amplifier. The NPN output stage used, exhibits no deadband crossover distortion, large output voltage swing, excellent phase and gain margins, low open-loop high frequency output impedance, symmetrical source and sink AC frequency performance.

The MC33178/9 family offers both dual and quad amplifier versions, tested over the vehicular temperature range, and are available in DIP and SOIC packages.

- $600 \Omega$ Output Drive Capability
- Large Output Voltage Swing
- Low Offset Voltage: 0.15 mV (Mean)
- Low T.C. of Input Offset Voltage: $2.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
- Low Total Harmonic Distortion: 0.0024\%
(@ 1.0 kHz w/600 $\Omega$ Load)
- High Gain Bandwidth: 5.0 MHz
- High Slew Rate: $2.0 \mathrm{~V} / \mu \mathrm{s}$
- Dual Supply Operation: $\pm 2.0 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$
- ESD Clamps on the Inputs Increase Ruggedness without Affecting Device Performance


Figure 1. Representative Schematic Diagram (Each Amplifier)


## ON Semiconductor ${ }^{\text {w }}$

http://onsemi.com


ORDERING INFORMATION

| Device | Package | Shipping |
| :--- | :---: | :---: |
| MC33178D | SO-8 | 98 Units/Rail |
| MC33178DR2 | SO-8 | 2500 Tape \& Reel |
| MC33178P | PDIP-8 | 50 Units/Rail |
| MC33179D | SO-14 | 55 Units/Rail |
| MC33179DR2 | SO-14 | 2500 Tape \& Reel |
| MC33179P | PDIP-14 | 25 Units/Rail |

PIN CONNECTIONS

DUAL CASE 626/751

(Top View)

QUAD
CASE 646/751A


MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ to $\mathrm{V}_{\mathrm{EE}}$ ) | $\mathrm{V}_{\mathrm{S}}$ | +36 | V |
| Input Differential Voltage Range | $\mathrm{V}_{\text {IDR }}$ | Note 1 | V |
| Input Voltage Range | $\mathrm{V}_{\mathrm{IR}}$ | Note 1 | V |
| Output Short Circuit Duration (Note 2) | $\mathrm{t}_{\text {SC }}$ | Indefinite | sec |
| Maximum Junction Temperature | $\mathrm{T}_{J}$ | +150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -60 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ | Note 2 | mW |

1. Either or both input voltages should not exceed $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{EE}}$.
2. Power dissipation must be considered to ensure maximum junction temperature ( $T_{J}$ ) is not exceeded. (See power dissipation performance characteristic, Figure 2.)

DC ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)

| Characteristics | Figure | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Input Offset Voltage }\left(\mathrm{R}_{\mathrm{S}}=50 \Omega, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}\right) \\ & \left(\mathrm{V}_{\mathrm{CC}}=+2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-2.5 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}\right) \\ & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | 3 | $\left\|\mathrm{V}_{10}\right\|$ | - | 0.15 | $\begin{aligned} & 3.0 \\ & 4.0 \end{aligned}$ | mV |
| Average Temperature Coefficient of Input Offset Voltage $\begin{aligned} & \left(\mathrm{R}_{\mathrm{S}}=50 \Omega, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}\right) \\ & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | 3 | $\Delta \mathrm{V}_{10} / \Delta \mathrm{T}$ | - | 2.0 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\begin{aligned} & \text { Input Bias Current }\left(\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}\right) \\ & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | 4, 5 | $I_{\text {IB }}$ | - | 100 | $\begin{aligned} & 500 \\ & 600 \end{aligned}$ | nA |
| $\begin{aligned} & \text { Input Offset Current }\left(\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}\right) \\ & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |  | \|lıl | - | 5.0 | 50 60 | nA |
| Common Mode Input Voltage Range $\left(\Delta \mathrm{V}_{I \mathrm{O}}=5.0 \mathrm{mV}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}\right)$ | 6 | VICR | -13 - | $\begin{aligned} & \hline-14 \\ & +14 \end{aligned}$ | $+13$ | V |
| $\begin{aligned} & \text { Large Signal Voltage Gain }\left(\mathrm{V}_{\mathrm{O}}=-10 \mathrm{~V} \text { to }+10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=600 \Omega\right) \\ & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | 7, 8 | Avol | $\begin{aligned} & 50 \\ & 25 \end{aligned}$ |  | - | kV/V |
| $\begin{aligned} & \hline \text { Output Voltage Swing }\left(\mathrm{V}_{\mathrm{ID}}= \pm 1.0 \mathrm{~V}\right) \\ &\left(\mathrm{V}_{\mathrm{CC}}\right.\left.=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}\right) \\ & R_{\mathrm{L}}=300 \Omega \\ & R_{\mathrm{L}}=300 \Omega \\ & R_{\mathrm{L}}=600 \Omega \\ & R_{\mathrm{L}}=600 \Omega \\ & R_{\mathrm{L}}=2.0 \mathrm{k} \Omega \\ & R_{\mathrm{L}}=2.0 \mathrm{k} \Omega \\ &\left(\mathrm{~V}_{\mathrm{CC}}\right.\left.=+2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-2.5 \mathrm{~V}\right) \\ & R_{\mathrm{L}}=600 \Omega \\ & R_{\mathrm{L}}=600 \Omega \end{aligned}$ | 9, 10, 11 | $\mathrm{V}_{\mathrm{O}^{+}}$ <br> $\mathrm{V}_{\mathrm{O}^{-}}$ <br> $\mathrm{V}_{\mathrm{O}^{+}}$ <br> $\mathrm{V}_{\mathrm{O}^{-}}$ <br> $\mathrm{V}_{\mathrm{O}^{+}}$ <br> $\mathrm{V}_{\mathrm{O}^{-}}$ <br> $\mathrm{V}_{\mathrm{O}^{+}}$ <br> $\mathrm{V}_{\mathrm{O}^{-}}$ | $\begin{gathered} - \\ +12 \\ - \\ +13 \\ - \\ 1.1 \end{gathered}$ | $\begin{gathered} +12 \\ -12 \\ +13.6 \\ -13 \\ +14 \\ -13.8 \\ 1.6 \\ -1.6 \end{gathered}$ | $\begin{gathered} - \\ - \\ -12 \\ - \\ -13 \\ - \\ -1.1 \end{gathered}$ | V |
| Common Mode Rejection ( $\mathrm{V}_{\text {in }}= \pm 13 \mathrm{~V}$ ) | 12 | CMR | 80 | 110 | - | dB |
| Power Supply Rejection $\mathrm{V}_{\mathrm{CC}} / \mathrm{V}_{\mathrm{EE}}=+15 \mathrm{~V} /-15 \mathrm{~V},+5.0 \mathrm{~V} /-15 \mathrm{~V},+15 \mathrm{~V} /-5.0 \mathrm{~V}$ | 13 | PSR | 80 | 110 | - | dB |
| ```Output Short Circuit Current (VID = \pm1.0 V, Output to Ground) Source (VCC=2.5 V to 15 V) Sink (VEE =-2.5 V to -15 V)``` | 14, 15 | Isc | $\begin{aligned} & +50 \\ & -50 \end{aligned}$ | $\begin{gathered} +80 \\ -100 \end{gathered}$ | - | mA |
| $\begin{aligned} & \text { Power Supply Current }\left(\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}\right) \\ & \left(\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-2.5 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}\right) \\ & \mathrm{MC} 33178 \text { (Dual) } \\ & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{MC} 33179 \text { (Quad) } \\ & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | 16 | ID | - | - 1.7 | $\begin{aligned} & 1.4 \\ & 1.6 \\ & \\ & 2.4 \\ & 2.6 \\ & \hline \end{aligned}$ | mA |

AC ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)

| Characteristics | Figure | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Slew Rate $\left(\mathrm{V}_{\text {in }}=-10 \mathrm{~V} \text { to }+10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{~A}_{\mathrm{V}}=+1.0 \mathrm{~V}\right)$ | 17, 32 | SR | 1.2 | 2.0 | - | V/us |
| Gain Bandwidth Product ( $\mathrm{f}=100 \mathrm{kHz}$ ) | 18 | GBW | 2.5 | 5.0 | - | MHz |
| AC Voltage Gain ( $\mathrm{R}_{\mathrm{L}}=600 \Omega$, $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{f}=20 \mathrm{kHz}$ ) | 19, 20 | Avo | - | 50 | - | dB |
| Unity Gain Bandwidth (Open-Loop) ( $\mathrm{R}_{\mathrm{L}}=600 \Omega, \mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ ) |  | BW | - | 3.0 | - | MHz |
| Gain Margin ( $\mathrm{R}_{\mathrm{L}}=600 \Omega, \mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ ) | 21, 23, 24 | $\mathrm{A}_{\mathrm{m}}$ | - | 15 | - | dB |
| Phase Margin ( $\mathrm{R}_{\mathrm{L}}=600 \Omega, \mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ ) | 22, 23, 24 | $\phi_{\text {m }}$ | - | 60 | - | Deg |
| Channel Separation ( $\mathrm{f}=100 \mathrm{~Hz}$ to 20 kHz ) | 25 | CS | - | -120 | - | dB |
| Power Bandwidth ( $\mathrm{V}_{\mathrm{O}}=20 \mathrm{~V}_{\mathrm{pp}}, \mathrm{R}_{\mathrm{L}}=600 \Omega$, THD $\leq 1.0 \%$ ) |  | BW | - | 32 | - | kHz |
| $\begin{aligned} & \text { Total Harmonic Distortion }\left(R_{L}=600 \Omega,, \mathrm{~V}_{\mathrm{O}}=2.0 \mathrm{~V}_{\mathrm{pp}}, A_{\mathrm{V}}=+1.0 \mathrm{~V}\right) \\ & (\mathrm{f}=1.0 \mathrm{kHz}) \\ & (\mathrm{f}=10 \mathrm{kHz}) \\ & (\mathrm{f}=20 \mathrm{kHz}) \end{aligned}$ | 26 | THD | - | $\begin{gathered} 0.0024 \\ 0.014 \\ 0.024 \end{gathered}$ |  | \% |
| Open Loop Output Impedance $\left(\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{f}=3.0 \mathrm{MHz}, \mathrm{~A}_{\mathrm{V}}=10 \mathrm{~V}\right)$ | 27 | $\left\|Z_{0}\right\|$ | - | 150 | - | $\Omega$ |
| Differential Input Resistance ( $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ ) |  | $\mathrm{R}_{\text {in }}$ | - | 200 | - | k $\Omega$ |
| Differential Input Capacitance ( $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ ) |  | $\mathrm{C}_{\text {in }}$ | - | 10 | - | pF |
| $\begin{aligned} & \text { Equivalent Input Noise Voltage }\left(R_{S}=100 \Omega,\right) \\ & f=10 \mathrm{~Hz} \\ & f=1.0 \mathrm{kHz} \end{aligned}$ | 28 | $e_{n}$ | - | $\begin{aligned} & 8.0 \\ & 7.5 \end{aligned}$ | - | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Equivalent Input Noise Current $\begin{aligned} & f=10 \mathrm{~Hz} \\ & \mathrm{f}=1.0 \mathrm{kHz} \end{aligned}$ | 29 | $\mathrm{i}_{n}$ | - | $\begin{aligned} & 0.33 \\ & 0.15 \end{aligned}$ | - | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |



Figure 2. Maximum Power Dissipation versus Temperature


Figure 3. Input Offset Voltage versus Temperature for 3 Typical Units


Figure 4. Input Bias Current versus Common Mode Voltage


Figure 6. Input Common Mode Voltage Range versus Temperature


Figure 5. Input Bias Current versus Temperature


Figure 7. Open Loop Voltage Gain versus Temperature


Figure 8. Voltage Gain and Phase versus Frequency


Figure 9. Output Voltage Swing versus Supply Voltage


Figure 10. Output Saturation Voltage
versus Load Current


Figure 12. Common Mode Rejection versus Frequency Over Temperature


Figure 14. Output Short Circuit Current versus Output Voltage


Figure 11. Output Voltage
versus Frequency


Figure 13. Power Supply Rejection versus Frequency Over Temperature


Figure 15. Output Short Circuit Current versus Temperature


Figure 16. Supply Current versus Supply Voltage with No Load


Figure 18. Gain Bandwidth Product versus Temperature


Figure 20. Voltage Gain and Phase versus Frequency


Figure 17. Normalized Slew Rate versus Temperature


Figure 19. Voltage Gain and Phase versus Frequency


Figure 21. Open Loop Gain Margin versus Temperature


Figure 22. Phase Margin versus Temperature


Figure 24. Open Loop Gain Margin and Phase Margin versus Output Load Capacitance


Figure 26. Total Harmonic Distortion versus Frequency


Figure 23. Phase Margin and Gain Margin versus Differential Source Resistance


Figure 25. Channel Separation versus Frequency


Figure 27. Output Impedance versus Frequency


Figure 28. Input Referred Noise Voltage versus Frequency


Figure 30. Percent Overshoot versus Load Capacitance

t , TIME ( $2.0 \mathrm{~ns} /$ DIV)
Figure 32. Small Signal Transient Response


Figure 29. Input Referred Noise Current versus Frequency


Figure 31. Non-inverting Amplifier Slew Rate

t , TIME ( $5.0 \mu \mathrm{~s} / \mathrm{DIV})$
Figure 33. Large Signal Transient Response


Figure 34. Telephone Line Interface Circuit

## APPLICATION INFORMATION

This unique device uses a boosted output stage to combine a high output current with a drain current lower than similar bipolar input op amps. Its $60^{\circ}$ phase margin and 15 dB gain margin ensure stability with up to 1000 pF of load capacitance (see Figure 24). The ability to drive a minimum $600 \Omega$ load makes it particularly suitable for telecom applications. Note that in the sample circuit in Figure 34 both A2 and A3 are driving equivalent loads of approximately $600 \Omega$.

The low input offset voltage and moderately high slew rate and gain bandwidth product make it attractive for a variety of other applications. For example, although it is not single supply (the common mode input range does not include ground), it is specified at +5.0 V with a typical common mode rejection of 110 dB . This makes it an excellent choice for use with digital circuits. The high common mode rejection, which is stable over temperature, coupled with a low noise figure and low distortion, is an ideal op amp for audio circuits.

The output stage of the op amp is current limited and therefore has a certain amount of protection in the event of a short circuit. However, because of its high current output, it is especially important not to allow the device to exceed the maximum junction temperature, particularly with the

MC33179 (quad op amp). Shorting more than one amplifier could easily exceed the junction temperature to the extent of causing permanent damage.

## Stability

As usual with most high frequency amplifiers, proper lead dress, component placement, and PC board layout should be exercised for optimum frequency performance. For example, long unshielded input or output leads may result in unwanted input/output coupling. In order to preserve the relatively low input capacitance associated with these amplifiers, resistors connected to the inputs should be immediately adjacent to the input pin to minimize additional stray input capacitance. This not only minimizes the input pole frequency for optimum frequency response, but also minimizes extraneous "pick up" at this node. Supplying decoupling with adequate capacitance immediately adjacent to the supply pin is also important, particularly over temperature, since many types of decoupling capacitors exhibit great impedance changes over temperature.

Additional stability problems can be caused by high load capacitances and/or a high source resistance. Simple compensation schemes can be used to alleviate these effects.

If a high source of resistance is used ( $\mathrm{R} 1>1.0 \mathrm{k} \Omega$ ), a compensation capacitor equal to or greater than the input capacitance of the op amp ( 10 pF ) placed across the feedback resistor (see Figure 35) can be used to neutralize that pole and prevent outer loop oscillation. Since the closed loop transient response will be a function of that capacitance, it is important to choose the optimum value for that capacitor. This can be determined by the following Equation:

$$
\begin{equation*}
\mathrm{C}_{\mathrm{C}}=\left(1+\left[\mathrm{R} 1 / \mathrm{R}_{2}\right]\right)^{2} \times \mathrm{C}_{\mathrm{L}}\left(\mathrm{Z}_{\mathrm{O}} / \mathrm{R}_{2}\right) \tag{1}
\end{equation*}
$$

where: $Z_{O}$ is the output impedance of the op amp.

For moderately high capacitive loads ( $500 \mathrm{pF}<\mathrm{C}_{\mathrm{L}}$ $<1500 \mathrm{pF}$ ) the addition of a compensation resistor on the order of $20 \Omega$ between the output and the feedback loop will help to decrease miller loop oscillation (see Figure 36). For high capacitive loads ( $\mathrm{C}_{\mathrm{L}}>1500 \mathrm{pF}$ ), a combined compensation scheme should be used (see Figure 37). Both the compensation resistor and the compensation capacitor affect the transient response and can be calculated for optimum performance. The value of $\mathrm{C}_{\mathrm{C}}$ can be calculated using Equation (1). The Equation to calculate $R_{C}$ is as follows:

$$
\begin{equation*}
\mathrm{R}_{\mathrm{C}}=\mathrm{Z}_{\mathrm{O}} \times \mathrm{R} 1 / \mathrm{R} 2 \tag{2}
\end{equation*}
$$



Figure 36. Compensation Circuit for Moderate Capacitive Loads


Figure 37. Compensation Circuit for High Capacitive Loads

## MC33178, MC33179

## PACKAGE DIMENSIONS

PDIP-8<br>P SUFFIX<br>CASE 626-05<br>ISSUE L



NOTES:

1. DIMENSION LTO CENTER OF LEAD WHEN FORMED PARALLEL
2. PACKAGE CONTOUR OPTIONAL (ROUND OR SQUARE CORNERS)
3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

| DIM | MILLIMETERS |  | INCHES |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |  |
| A | 9.40 | 10.16 | 0.370 | 0.400 |  |  |
| B | 6.10 | 6.60 | 0.240 | 0.260 |  |  |
| C | 3.94 | 4.45 | 0.155 | 0.175 |  |  |
| D | 0.38 | 0.51 | 0.015 | 0.020 |  |  |
| F | 1.02 | 1.78 | 0.040 |  |  |  |
|  | 0.070 |  |  |  |  |  |
| G | 2.54 BSC |  | 0.100 BSC |  |  |  |
| H | 0.76 | 1.27 | 0.030 | 0.050 |  |  |
| J | 0.20 | 0.30 | 0.008 | 0.012 |  |  |
| K | 2.92 | 3.43 | 0.115 |  |  |  |
| L | 7.62 |  | BSC | 0.300 |  | BSC |
| M | --- | $10^{\circ}$ | --- |  |  |  |
| N | 0.76 | 1.01 | 0.030 | 0.040 |  |  |

SO-8
D SUFFIX
CASE 751-07
ISSUE W


## MC33178, MC33179

## PACKAGE DIMENSIONS



SO-14
D SUFFIX
CASE 751A-03
ISSUE F


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

| DIM | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 8.55 | 8.75 | 0.337 | 0.344 |
| B | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.054 | 0.068 |
| D | 0.35 | 0.49 | 0.014 | 0.019 |
| F | 0.40 | 1.25 | 0.016 | 0.049 |
| G | 1.27 BSC |  | 0.050 BSC |  |
| J | 0.19 | 0.25 | 0.008 | 0.009 |
| K | 0.10 | 0.25 | 0.004 | 0.009 |
| M | $0^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $7^{\circ}$ |
| P | 5.80 | 6.20 | 0.228 | 0.244 |
| R | 0.25 | 0.50 | 0.010 | 0.019 |

MC33178, MC33179

## Notes

MC33178, MC33179

## Notes


#### Abstract

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.


## PUBLICATION ORDERING INFORMATION

## Literature Fulfillment:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center
4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031
Phone: 81-3-5740-2700
Email: r14525@onsemi.com
ON Semiconductor Website: http://onsemi.com
For additional information, please contact your local Sales Representative.

